Source code for hdlConvertorAst.to.verilog.constants

from enum import Enum


class SIGNAL_TYPE(Enum):
    WIRE, REG, PORT_WIRE, PORT_REG = range(4)